J'ai postulé en ligne. J'ai passé un entretien chez Intel Corporation (San Jose, CA) en oct. 2018
Entretien
The interview was based on the fundamentals of VLSI and timing violations. The flow of physical design was asked. How power dissipation happens in CMOS Design. Focus more on Static Time Analysis.