J'ai passé un entretien chez Qualcomm (Los Angeles, CA)
Entretien
questions on logical effort gate sizing clocking, transistor sizing, MOSFET, and CMOS inverters, finite state machines either Moore or Mealy, verilog, system verilog, DRAM design, SRAM design, and many more
