Interview very easy asked about the design a counter in verilog and they asked the reasoning in aptitude and in exam they asked basics of verilog design of gray to binary conversion and about the mux design in verilog using conditional operator