Question d’entretien chez Pragmatic

Write a FSM for a sequence detector in Verilog/SystemVerilog