Question d’entretien chez Xilinx

Which cache coherency?