Question d’entretien chez NVIDIA

Using MUX to build up a AND gate