Question d’entretien chez Synopsis

To design a FIFO in Verilog.