Question d’entretien chez Cadence Design Systems

Static timing analysis, hold time, setup time, clock tree synthesis.