Question d’entretien chez Synopsys

Static timing analysis VLSI design