J'ai passé un entretien chez Cadence Design Systems
Entretien
They mostly concentrate on your resume , logic design and verilog basics, also touch of systemverilog and uvm if you know . Write SV assertion for a req/ack protocol. Behavioral questions related to personality and team.