Question d’entretien chez A10 Networks

Cache line size, CPU atomic operation, lock implementation