Question d’entretien chez Veriest

SystemVerilog basics and UVM basics