Question d’entretien chez Cadence Design Systems

Questions on Design flow, Verilog , SV etc